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I. INTRODUCTION
I N Serially Concatenated Codes (SCCs) [1] like that of Fig. 1 , the Symbol Error Ratio (SER) is governed by the union bound [2, Equation (2.5)]
when the a -symbol source sequence a is represented by the d -bit encoded sequence d and transmitted over an uncorrelated narrowband Rayleigh fading channel, having a Signal to Noise Ratio (SNR) of 0 / 0 . Here, a, d [3, Equation (8) ] is the component of the distance spectrum corresponding to permutations of a that are separated by a Hamming distance of a and that are mapped to permutations of d that are separated by a Hamming distance of d . The bound of (1) is tight at high SNRs [2] , where it is dominated by the Minimum Hamming Distance (MHD) , which is the lowest value of d that is associated with non-zero distance spectrum components a , d . As a result, we have SER ≈ /(1+ 0 / 0 ) , where = ∑ a a =1 a a a , is the multiplicity of the MHD. Since the distance spectrum is dictated by the interleaver Π of Fig. 1 [4] , this may be beneficially designed to yield a high MHD having a low multiplicity and hence to yield a reduced SER at high SNRs.
While the references of [4] have proposed many interleaver designs for increasing the MHD of Parallel Concatenated Codes (PCCs), these are typically unsuitable for SCCs. This is because, in contrast to PCCs, SCCs typically employ a concatenation of different codes, having different Hamming distance properties. Furthermore, while PCCs are typically linear, in SCCs often non-linear outer codes are employed for joint source and channel coding [5] . In these applications, the error sensitivity and entropy of the source may vary throughout the source sequence a, motivating the employment of an irregular outer encoder [6] . Finally, the input b of an SCC's interleaver has only a limited set of legitimate permutations, since it is provided by the encoded bit sequence generated by the outer encoder.
Against this backdrop, interleaver designs that can increase the MHD of SCCs remain scarce. Similarly to S-random interleavers [7] , the interleavers proposed in [8] , [9] were designed for mitigating the correlation between neighbouring Logarithmic Likelihood Ratios (LLRs) in the extrinsic sequencesb e andc e during iterative decoding. Since this approach increased the associated MHDs to a certain degree [4] , the corresponding error floors were slightly improved. By contrast, the Code Matched Interleaver (CMI) of [10] was specifically designed to improve the MHD of a particular SCC, although it was unable to guarantee a MHD above = 3.
In Section II of this letter, we propose a novel Evolutionary Algorithm (EA) for designing the interleaver of an SCC. In contrast to the approaches of [7] - [10] , our EA is capable of achieving an MHD that is limited only by the degree of freedom offered by the interleaver's length b . By removing all artificial limits on the MHD , our EA achieves lower error floors than all previous approaches, even if only a modest EA complexity can be afforded, as demonstrated in Section III. Furthermore, our EA may be applied to the entire range of 0090-6778/11$25.00 c ⃝ 2011 IEEE SCCs that is represented by Fig. 1 , where Binary Phase Shift Keying (BPSK) is employed. Here, we refer to our outer code as a Fixed Length Code (FLC), which we define as an arbitrary linear or non-linear, regular or irregular block code. The inner code is referred to as a Unity Rate Code (URC), which we define as an arbitrary regular or irregular convolutional code, provided that it has a coding rate of unity, which is a necessary condition for avoiding capacity loss [11] . Albeit we consider the termination [12] of the URC in this letter, our EA may be readily adapted to the case where the termination code of Fig. 1 is removed. We will therefore conclude in Section IV that our approach may be used in numerous applications, ranging from the conventional SCCs of [1] to the specialised joint source and channel codes of [5] .
II. EVOLUTIONARY ALGORITHM In this section, we detail our EA conceived for designing the interleaver Π of the scheme shown in Fig. 1 . In Section II-A, we demonstrate that the components of the distance spectrum a , d can be expressed in terms of the Woven Error Patterns (WEPs) [13] that are facilitated by the design of the interleaver Π. Section II-B shows that the set of all WEPs can be uniquely and efficiently represented using a tree structure. In Section II-C, we show that an A * search algorithm [14] can be employed to direct the construction of the WEP tree, in order to efficiently identify the WEPs that contribute to the MHD . Section II-C also shows that a second A * search algorithm can be iteratively employed in order to efficiently determine the pair of indices in the interleaver Π that can be swapped for the sake of yielding the highest attainable improvements in the MHD , as well as in its multiplicity and hence ultimately in the attainable SER.
A. Woven Error Patterns
Our EA employs the data structure of Fig. 2 to represent the WEPs that are facilitated by a particular interleaver design Π.
Here, each WEP describes the transformations imposed on the bit sequences b, c and d, when the FLC input sequence a is switched from one permutation to another. Naturally, this permutation-switching corresponds to the transformation of some of the FLC codewords within b ′ , as well as the potential transformation of the termination FLC codeword t [12] . In order to describe these transformations, a specific FLC Error Pattern (EP) . in the list .f identifies the indices . .i of the toggled bits within each of the transformed codewords in the FLC output sequence b. Furthermore, the toggling of bits in b causes the toggling of the corresponding interleaved bits in the URC input sequence c. In turn, the toggled bits in the sequence c are associated with disjoint sequences of toggled bits in the URC output sequence d. A URC EP . in the list .u therefore identifies the indices . .i of the toggled bits in the sequence c that are associated with each of these disjoint sequences.
It can be shown that the components of the distance spectrum are given by where the notation is defined in Fig. 2 and e(Π) is a set comprising all WEPs that are facilitated by the interleaver Π, as well as all possible Combinations of WEPs (CWEPs) that do not interfere with each other [13] . As implied by (2), the total URC output weight . of a WEP identifies the Hamming distance between the corresponding pair of legitimate permutations of the URC output sequence d [4] . Therefore, our EA endeavours to redesign the interleaver Π in order to eliminate the WEPs having the lowest total URC output weight . , as described in the following sections.
B. WEP Tree
The proposed EA efficiently identifies and eliminates the WEPs having the lowest total URC output weight with the aid of a tree structure. Here, each leaf node uniquely represents a different one of the WEPs that are facilitated by the interleaver Π. In contrast to these so-called complete WEPs, each branch node represents a WEP that is referred to as incomplete, since its list of repositories .û contains some unallocated URC input bit indices, as described in Fig. 2 . The unallocated indices of .û are the basis of the relationship between the corresponding branch node and its children nodes. More specifically, there is a child node for each of the different WEPs that can be obtained by augmenting the FLC EPs in .f , in order to eliminate the unallocated URC input bit indices in .û. A child node becomes a leaf, if the augmented FLC EPs eliminate all of the unallocated URC input bit indices without creating any new ones. Otherwise, the child node becomes a branch and the corresponding WEP is said to be incomplete. The WEP tree may be initialised and constructed as described in Sections II-B1 and II-B2, respectively.
1) WEP Tree Initialisation:
The WEP tree is initialised by creating the nodes at a depth of one. This is achieved using the initialisation function e( in , Π, r), where Π is the interleaver's sequence of bit mappings and the other parameters are detailed below. This function provides a list e( in , Π, r) of incomplete WEPs that reside at a depth of one in the tree. Each of these incomplete WEPs ∈ e( in , Π, r) has a list of FLC EPs .f containing only a single entry . , plus a list of unallocated URC input bit index repositories .û containing only a single entry .ˆand finally an empty list of URC EPs .u.
Each call to the initialisation function will only generate WEPs that toggle a particular bit in the URC input sequence 
2) WEP Tree Construction:
A second function is employed to obtain the WEPs, which are represented by branch and leaf nodes at depths of more than one in the tree structure. This function provides a list of child WEPs e( in , Π, r, in ) by developing the particular parent WEP in that is provided + . Note that each of the newly created URC EPs in .u is required to contain at least one of the unallocated URC input bit indices in in .û. Besides this however, the newly created URC EPs are permitted to invoke additional URC input bit indices that are not included in in .û. These additional URC input bit indices imply that the WEP developed toggles additional URC input bits and, following deinterleaving by Π −1 , additional FLC output bits, as described in Section II-B1. The development function accommodates the indices of these additional FLC output bits by creating new FLC EPs in .f , which are similarly permitted to invoke additional FLC output bit indices. Furthermore, the interleaver Π maps these additional FLC output bit indices to corresponding URC input bit indices, which remain unallocated in the WEP developed and are assigned to .û accordingly. The development function employs a search proceedure in order to include every possible valid combination of new FLC EPs and URC EPs within the resultant list of WEPs e( in , Π, r, in ).
Every WEP ∈ e( in , Π, r, in ) provided by the development function is assigned the same rank as the WEP provided by the parameter in , . = in . . The development function will reject a WEP developed if .u or .û include any URC input bit indices that have a rank higher than this. As described in Section II-B1, this approach prevents the duplication of WEPs. Furthermore, a WEP developed will be rejected, if any of the bit indices added to .u, .f or .û either (a) interferes with any of the EPs that were inherited from in .u and in .f or (b) prevents the creation of legitimate EPs in .u or .f in this and in future calls to the development function. Since there are numerous reasons to reject the WEPs developed, the size of the list e( in , Π, r, in ) provided by the development function is limited and the complexity of our EA is kept manageable, as we shall demonstrate in Section III.
Note that a WEP developed will be complete if it is obtained without inserting any unallocated URC input bit indices into .û. Otherwise, the WEP must be developed further in subsequent iterations of the EA.
C. ★ Algorithms
Our EA employs the data structure and functions of Sections II-A -II-B2 to design an interleaver Π that satisfies two constraints. Firstly, like an S-random interleaver [7] , the interleaver is required to map the bits within each FLC codeword to URC input bits that are separated by at least other bit positions. This mitigates the correlation between neighbouring LLRs in the extrinsic sequencesb e andc e during iterative decoding, hence improving the convergence of this process [7] . Secondly, the interleaver is required to satisfy the constraints of [12] , which allows the termination FLC encoder of Fig. 1 to terminate the trellis of the URC. Within these constraints, our EA attempts to maximise the minimum of the WEPs' total URC output weights , since this is equal to the MHD between any two permutations of the encoded bit sequence d. The EA's secondary objective is to minimise the total multiplicity of the WEPs that have the minimal total URC output weight . = . In this way, low error floors can be obtained, as described in Section I. Our EA proceeds according to the pseudo code of Algorithm 1.
Observe that in line 1 of Algorithm 1, the EA is initialised using a random interleaver design Π that satisfies the abovementioned two constraints. Following this, the EA is entirely deterministic, employing no further randomisations. In lines 2 to 9 of Algorithm 1, the EA uses an ★ algorithm to efficiently determine the MHD and multiplicity that results for the initial interleaver. More specifically, the EA searches for complete WEPs that have a particular total URC output target weight, which is incremented in a loop, until the search becomes successful. During this search, a list of WEPs e is developed gradually, allowing the results of each iteration in the loop to assist those that follow.
As the EA progresses, the design of the interleaver Π is gradually evolved, with the creation of a new generation occurring in each iteration of the loop between lines 10 and 43. In each generation, WEPs having the minimum total URC output weight are eliminated in such a way that we only create new WEPs that have a total URC output weight higher than . This is achieved by carefully selecting two of the interleaver's bit mappings and swapping them, exchanging the two FLC output bits that are mapped to a particular pair of URC input bits.
A second ★ algorithm is employed to efficiently find the particular bit mapping swap that satisfies the above-mentioned constraints and achieves the highest improvement of the scheme's MHD and/or multiplicity . More specifically, the potential improvement that is offered by every possible swap is tentatively assessed in line 12. Starting with the swaps having the greatest potential, the actual improvement (if any) that each offers is determined in the loop between lines 13 and 41. This loop terminates, when none of the remaining swaps has the potential to improve upon the best swap found so far. As a result, the duration of the search employed by each generation of the EA is minimised.
The improvement offered by a particular swap is assessed in lines 18 to 34 of Algorithm 1. This is achieved by searching for complete WEPs that have a particular target total URC output weight, which is incremented in a loop, until the search becomes successful. However, in contrast to when the EA was initialised in lines 2 to 9, it is not necessary to start this search from scratch. Instead, the list of WEPs obtained in the previous generation of the EA may be updated by removing only those WEPs that are directly affected by the swap and replacing them with new WEPs. As a result, the complexity of our proposed EA is minimised.
The proposed EA is terminated in line 43, when no more Algorithm 1 EA for designing the interleavers of serially concatenated FLC and URC codes.
1: Generate a random interleaver Π that has a length b , a separation [7] and facilitates the termination of the URC [12] . = + 1.
7:
for each ∈ e, if ≥ . + then use the development function to add WEPs to the list e ← e( , Π, r, ). 8: until the subset comp(e) of e containing all complete WEPs is not empty. 9: Set the multiplicity = ∑
∈comp(e) . a . . 10: repeat {the evolution of a new generation} 11:
Initialise the best Hamming distance, multiplicity, interleaver and ranking list found so far best = , best = , Π best = Π, r best = r.
12:
Assess the minimum multiplicities M = best , = best , Π = Π best , r = r best . 43: until no more improvements are found.
swaps that improve the scheme's MHD and/or multiplicity remain. However, the EA can also be manually terminated before this occurs in order to limit its total run time. In this case, the best interleaver Π best found so far is output.
III. SIMULATION RESULTS
In this section, we compare the performance of the scheme shown in Fig. 1 , when employing random and S-random designs for the interleaver Π, as well as designs obtained using the proposed EA of Section II. We consider the joint source and channel coding of source symbol sequences a having various lengths in the set a ∈ {25, 50, 100, 200}, which are typical in challenging Wireless Sensor Network (WSN) scenarios or in speech and audio applications. The FLC encoder of Furthermore, the memory-1 URC and the corresponding t = 3-bit termination FLC encoder of [12] are employed to obtain the bit sequence d.
Transmission over an uncorrelated narrowband Rayleigh fading channel having various SNR values per bit, / 0 , was simulated. In order to assess their average performance, different random and S-random interleaver designs were employed for the transmission of each source symbol sequence. In the case of the S-random designs [7] , separations of ≈ √ b /2 ∈ {8, 11, 16, 22} were employed for source sequence lengths of a ∈ {25, 50, 100, 200}, respectively. By contrast, the same EA-designed interleaver was employed for all source symbol sequences having the same length a . Here, the same separation of = 8 was employed for each source sequence length a , since this was found to be sufficient for mitigating the correlation between the extrinsic LLRs, as described in Section II-C. These EA-designed interleavers were obtained by running ten instances of the proposed EA in parallel for four hours on an Beowulf cluster [16] . In this duration, the average number of swaps considered between lines 18 and 38 of Algorithm 1 was found to be approximately six times higher than the value of a . Of the ten resultant interleaver designs obtained for each value of a considered, we selected the one having the most desirable MHD and multiplicity . Our SER versus / 0 results are presented in Fig. 3 .
As shown in Fig. 3 , the EA-designed interleavers offer less pronounced error floors than the S-random interleavers, which in turn offer lower error floors than the random interleavers. These findings may be explained by the MHDs , which were found to be 1, 2 and 5 in the case of the random, S-random and EA-designed interleavers, respectively.
In order to quantify how remarkable the MHD of = 5 achieved by the EA is, we conducted an additional simulation. This used lines 2 to 9 of Algorithm 1 to determine the MHD offered by 16 million random interleaver designs, for the case where a = 25. Of these, none had a MHD higher than that of our design and only 32 exhibited the same MHD of = 5, which is just 0.0002%. However, none of those 32 interleavers exhibited a multiplicity as low as that of our design, a separation as high as ours, while facilitating termination, like our design. Indeed, the percentage of all interleaver designs that can be considered to out-perform ours is likely to be significantly lower than 0.0002%.
IV. CONCLUSIONS
In this letter, we have proposed an EA that can design interleavers for a wide range of SCCs, without imposing an artificial limit on the achievable MHDs . As a result, our EA can achieve significantly higher MHDs and lower error floors than previous approaches, even if only a modest EA complexity can be afforded. Indeed, Fig. 3 shows that, while random and S-random interleavers can impose error floors at SERs above 10 −5 , these can be significantly lowered by employing interleavers designed using the proposed EA. As a result, at an SER of 10 −4 , the EA-designed interleavers offer gains of 1 -3 dB over S-random interleavers and 5 -11 dB over random interleavers, depending on the length of the source sequences.
